08-27-周三_17-09-29
This commit is contained in:
60
node_modules/highlight.js/lib/languages/vhdl.js
generated
vendored
Normal file
60
node_modules/highlight.js/lib/languages/vhdl.js
generated
vendored
Normal file
@@ -0,0 +1,60 @@
|
||||
module.exports = function(hljs) {
|
||||
// Regular expression for VHDL numeric literals.
|
||||
|
||||
// Decimal literal:
|
||||
var INTEGER_RE = '\\d(_|\\d)*';
|
||||
var EXPONENT_RE = '[eE][-+]?' + INTEGER_RE;
|
||||
var DECIMAL_LITERAL_RE = INTEGER_RE + '(\\.' + INTEGER_RE + ')?' + '(' + EXPONENT_RE + ')?';
|
||||
// Based literal:
|
||||
var BASED_INTEGER_RE = '\\w+';
|
||||
var BASED_LITERAL_RE = INTEGER_RE + '#' + BASED_INTEGER_RE + '(\\.' + BASED_INTEGER_RE + ')?' + '#' + '(' + EXPONENT_RE + ')?';
|
||||
|
||||
var NUMBER_RE = '\\b(' + BASED_LITERAL_RE + '|' + DECIMAL_LITERAL_RE + ')';
|
||||
|
||||
return {
|
||||
case_insensitive: true,
|
||||
keywords: {
|
||||
keyword:
|
||||
'abs access after alias all and architecture array assert assume assume_guarantee attribute ' +
|
||||
'begin block body buffer bus case component configuration constant context cover disconnect ' +
|
||||
'downto default else elsif end entity exit fairness file for force function generate ' +
|
||||
'generic group guarded if impure in inertial inout is label library linkage literal ' +
|
||||
'loop map mod nand new next nor not null of on open or others out package port ' +
|
||||
'postponed procedure process property protected pure range record register reject ' +
|
||||
'release rem report restrict restrict_guarantee return rol ror select sequence ' +
|
||||
'severity shared signal sla sll sra srl strong subtype then to transport type ' +
|
||||
'unaffected units until use variable vmode vprop vunit wait when while with xnor xor',
|
||||
built_in:
|
||||
'boolean bit character ' +
|
||||
'integer time delay_length natural positive ' +
|
||||
'string bit_vector file_open_kind file_open_status ' +
|
||||
'std_logic std_logic_vector unsigned signed boolean_vector integer_vector ' +
|
||||
'std_ulogic std_ulogic_vector unresolved_unsigned u_unsigned unresolved_signed u_signed' +
|
||||
'real_vector time_vector',
|
||||
literal:
|
||||
'false true note warning error failure ' + // severity_level
|
||||
'line text side width' // textio
|
||||
},
|
||||
illegal: '{',
|
||||
contains: [
|
||||
hljs.C_BLOCK_COMMENT_MODE, // VHDL-2008 block commenting.
|
||||
hljs.COMMENT('--', '$'),
|
||||
hljs.QUOTE_STRING_MODE,
|
||||
{
|
||||
className: 'number',
|
||||
begin: NUMBER_RE,
|
||||
relevance: 0
|
||||
},
|
||||
{
|
||||
className: 'string',
|
||||
begin: '\'(U|X|0|1|Z|W|L|H|-)\'',
|
||||
contains: [hljs.BACKSLASH_ESCAPE]
|
||||
},
|
||||
{
|
||||
className: 'symbol',
|
||||
begin: '\'[A-Za-z](_?[A-Za-z0-9])*',
|
||||
contains: [hljs.BACKSLASH_ESCAPE]
|
||||
}
|
||||
]
|
||||
};
|
||||
};
|
Reference in New Issue
Block a user